Schematic
Symbol
Simualtion
Layout
- Layout size : 가로 1.72 µm
세로 5.6 µm
5.6 * 1.72 = 9.632 µm^2
'Custom IC one-chip 설계 > DIGITAL LOGIC GATE' 카테고리의 다른 글
| [Digital Logic Gate]_FULL_ADDER (0) | 2025.06.04 |
|---|---|
| [Digital Logic Gate]_HALF_ADDER (0) | 2025.06.04 |
| [Digital Logic Gate]_16x1Multiplexer_Switch (0) | 2025.05.11 |
| [Digital Logic Gate]_16x1Multiplexer_Logic (0) | 2025.05.11 |
| [Digital Logic Gate]_8x1Multiplexer_Logic (0) | 2025.05.11 |